

Example of internship subject for M2 students

(this is not an internship offer, but it is a typical example of research subject proposed to M2 students)

Laboratory: TIMA

Supervisor:

Subject : Built-In Self-Test solutions for high performance and reliable RF integrated circuits

Context of the internship

Testing RF subsystems embedded in a complex SoC/SiP represents a challenging task. It can be said that RF testing inherits the difficulties of analog testing, but adding also the problem of handling high-frequency signals. The direct test and diagnosis of an RF device are based on the application of a high-frequency stimulus and the observation of its response. This usually requires the use of dedicated high-speed external test equipment and the provision of an adequate test access. However, the increase in operation frequency and the fact that RF blocks are currently embedded within a complete integrated system, turn these requirements quite difficult. Test access to internal nodes is usually impossible, and even in the case these nodes are reachable, there may be electrical losses in the transport of the signals between the chip and the external tester. The development of RF BIST solutions has a great potential to overcome these issues. Signal manipulations would remain internal, thus eliminating transport problems. However, the RF BIST road is not free of shortcomings either. The main one is usually the internal generation of adequate RF test stimuli to test the Receiver section. Only if we can devise strategies for simplifying or avoiding the generation of RF signals this approach can be successful.

Many different approaches for simplifying RF testing have been proposed in the literature for the last years. Thus, direct approaches such as the one proposed in [2] replicate traditional RF test equipment on a load board. The need of RF testers is eliminated and multiple test specifications can be extracted. However the design of the load board is too complex for its direct BIST implementation, limiting this approach to the test of discrete RF circuits.

Loop-back test and diagnosis of transceivers have also been widely explored [3–7] as a way to avoid the generation of RF test stimuli. The signal coming from the transmitter part of a transceiver is re-injected into the receiver facilitating a global test for the transceiver signal chain. The main advantage is that only baseband signals are

involved as well as that both the receiver and the transmitter are tested at once. Nevertheless, an on-chip implementation is not so simple since, in practice, some components need to be removed for testing [34] (namely the band-pass filter, close to the antenna, and the power amplifier in the transmission path), or a calibrated signal attenuator has to be introduced in the loopback connection to accommodate the PA output signal to the LNA input signal range [5].

Model-based test compaction strategies have been also proposed [8, 9]. These techniques aim to remove costly RF measurements from the test program by computing these performances from other easier-to-measure observables. This replacement is based on either analytical [8] or regression models [9]. Exploiting these models some costly measurements such as Error Vector Magnitude can be avoided, reducing this way test time and cost.

The use of simplified built-in test instruments has also been explored [5, 6, 10–17]. These test sensors are designed to translate RF performance parameters to a low-frequency signal (usually a DC level). Several test strategies have been presented that use integrated-peak detectors, root-mean-square sensors, power detectors, DC-probes, envelope detectors or process monitor circuits. However, each individual test sensor gathers limited information, so multiple test sensors and/or test configurations are needed to extract accurate performance figures.

Objectives

There is not a widely accepted solution yet for incorporating BIST into integrated transceivers. The tasks in this internship are aimed to study the application and development of novel test solutions for RF circuitry that:

- a) Minimize or eliminate added loads to the RF signal path. RF circuits, and specially mmW circuits, are extremely sensitive to loading effects. Built-in test sensors that tap into the RF signal path should be carefully co-designed to avoid performance degradation. In this line, non-intrusive solutions as the DLPM technique developed by the applicant [1], the Process Monitors presented in [16], or temperature sensors such as the ones presented in [18] are interesting research paths. □
- b) Simplify or avoid the generation of RF tones. Dedicated RF tone generators based on RF VCOs, as the one presented in [12] offer a great RF performance, but at the cost of design complexity and a considerable area overhead. Simplifying test stimulus generators, reusing existing resources for up-conversion of baseband stimuli, or eliminating RF stimuli are research paths worth pursuing in this sense. □
- c) Minimize the number of required measurements. Being able to accurately estimate the complete set of performances of an RF system while minimizing the number of required measurements is still an open issue. A cost-driven optimization of the set of RF measurements to filter redundant and costly measurements is also a promising path

for reducing RF test complexity and cost. □

References

- [1] A. Zjajo, M. J. Barragan Asian, and J. P. de Gyvez, “BIST Method for Die-Level Process Parameter Variation Monitoring in Analog/Mixed-Signal Integrated Circuits,” in *Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07*, 16-20 April 2007, pp. 1–6. □
- [2] J. Ferrario, R. Wolf, S. Moss, and M. Slamani, “A low-cost test solution for wireless phone RFICs,” *Communications Magazine, IEEE*, vol. 41, no. 9, pp. 82–88, Sept. 2003. □
- [3] M. S. Heutmaker and D. K. Le, “An architecture for self-test of a wireless communication system using sampled IQ modulation and boundary scan,” *Communications Magazine, IEEE*, vol. 37, no. 6, pp. 98–102, Jun 1999. □
- [4] A. Haider, S. Bhattacharya, G. Srinivasan, and A. Chatterjee, “A system-level alternate test approach for specification test of RF transceivers in loopback mode,” in *VLSI Design, 2005. 18th International Conference on*, 3-7 Jan. 2005, pp. 289–294. □
- [5] A. Valdes-Garcia, J. Silva-Martinez, and E. Sanchez-Sinencio, “On-Chip Testing Techniques for RF Wireless Transceivers,” *Design & Test of Computers, IEEE*, vol. 23, no. 4, pp. 268–277, April 2006. □
- [6] A. Valdes-Garcia, W. Khalil, B. Bakkaloglu, J. Silva-Martinez, and E. Sanchez-Sinencio, “Built-in Self Test of RF Transceiver SoCs: from Signal Chain to RF Synthesizers,” in *Radio Frequency Integrated Circuits (RFIC) Symposium, 2007 IEEE*, 3-5 June 2007, pp. 335–338. □
- [7] J. S. Yoon and W. R. Eisenstadt, “Embedded loopback test for RFICs,” *Instrumentation and Measurement, IEEE Transactions on*, vol. 54, no. 5, pp. 1715–1720, Oct. 2005. □
- [8] A. Nassery, S. Ozev, and M. Slamani, “Analytical modeling for EVM in OFDM transmitters including the effects of IIP3, I/Q imbalance, noise, AM/AM and AM/PM distortion,” in *Test Symposium (ETS), 2013 18th IEEE European*, 27-30 May 2013, pp. 1–6. □
- [9] H. G. Stratigopoulos, P. Drineas, M. Slamani, and Y. Makris, “RF Specification Test Compaction Using Learning Machines,” *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 18, no. 6, pp. 998–1002, June 2010. □
- [10] J.-Y. Ryu, B. C. Kim, and I. Sylla, “A new low-cost RF built-in self-test measurement for system-on-chip transceivers,” *Instrumentation and Measurement*,

IEEE Transactions on, vol. 55, no. 2, pp. 381–388, April 2006. □

[11] R. Voorakaranam, S. S. Akbay, S. Bhattacharya, S. Cherubal, and A. Chatterjee, “Signature Testing of Analog and RF Circuits: Algorithms and Methodology,” *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 54, no. 5, pp. 1018–1031, May 2007. □

[12] I. Lahbib, M. A. Doukkali, P. Descarnps, C. Kelma, and O. Tesson, “Design of an embedded RF signal generator for BIST application,” in *New Circuits and Systems Conference (NEWCAS), 2013 IEEE 11th International*, 16–19 June 2013, pp. 1–4. □

[13] S. Darfeuille and C. Kelma, “Production test of an RF receiver chain based on ATM combining RF BIST and machine learning algorithm,” in *Circuit Theory and Design (ECCTD), 2011 20th European Conference on*, 29–31 Aug. 2011, pp. 653–656. □

[14] M. J. Barragan, R. Fiorelli, D. Vazquez, A. Rueda, and J. L. Huertas, “On-chip characterisation of RF systems based on envelope response analysis,” *Electronics Letters*, vol. 46, no. 1, pp. 36–38, January 7 2010. □

[15] M. Barragan, R. Fiorelli, G. Leger, A. Rueda, and J. Huertas, “Alternate Test of LNAs Through Ensemble Learning of On-Chip Digital Envelope Signatures,” *Journal of Electronic Testing*, vol. 27, no. 3, pp. 277–288, 2011. [Online]. Available: <http://dx.doi.org/10.1007/s10836-010-5193-4> □

[16] L. Abdallah, H. G. Stratigopoulos, S. Mir, and C. Kelma, “Experiences with non-intrusive sensors for RF built-in test,” in *Test Conference (ITC), 2012 IEEE International*, 5–8 Nov. 2012, pp. 1–8. □

[17] S. Ellouz, P. Gamand, C. Kelma, B. Vandewiele, and B. Allard, “Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing,” in *Test Conference, 2006. ITC '06. IEEE International*, Oct. 2006, pp. 1–9. □

[18] M. Onabajo, J. Altet, E. Aldrete-Vidrio, D. Mateo, and J. Silva-Martinez, “Electrothermal Design Procedure to Observe RF Circuit Power and Linearity Characteristics With a Homodyne Differential Temperature Sensor,” *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 58, no. 3, pp. 458–469, March 2011. □